Regviz

Canaan Inc. /K210 /SYSCTL /clk_en_cent

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as clk_en_cent

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Canaan Inc./K210/SYSCTL/clk_en_cent#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (cpu_clk_en)cpu_clk_en 0 (sram0_clk_en)sram0_clk_en 0 (sram1_clk_en)sram1_clk_en 0 (apb0_clk_en)apb0_clk_en 0 (apb1_clk_en)apb1_clk_en 0 (apb2_clk_en)apb2_clk_en

Description

Central clock enable

Fields

cpu_clk_en
sram0_clk_en
sram1_clk_en
apb0_clk_en
apb1_clk_en
apb2_clk_en

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data